Synthesis Verification
Prove Equivalence
RTL or gate views
ASIC or FPGA
No simulation
Equivalence Checking
Design Verification
Easy to use
Comprehensive
State-of-the-art
Cost effective
Assertion-Based Verification
CEO’s Most Recent Blog
I had the pleasure of meeting EDA DesignLine editor Brian Bailey for an interview during DVCon last week. I really enjoyed our conversation. Brian had a number of real good questions for me, covering the latest changes at OneSpin as well as interesting technical ones. For example the relat...
Featured Customers
Upcoming Events
DAC 2013 June 2- 6, 2013 Austin, TX Booth 846 |